Introduction: Graphene has ignited tremendous interest since its discovery in 2004 [1] . This material is made of a single layer of carbon atoms assembled in a hexagonal structure, providing extraordinary electrical and mechanical properties. The observation of field effect in graphene has particularly attracted the attention of the electron devices community resulting in a large volume of work on graphene field effect transistors (GFETs). Indeed graphene is one of the possible materials for the neo silicon era, according to the 2009 International Technology Roadmap for Semiconductors. One outstanding property of graphene is its high carrier mobility at room temperature. In exfoliated supported graphene, mobility as high as 70000 cm 2 V 21 s 21 has been reported [2] . Suspended graphene shows even higher values, reaching 10 6 cm 2 V 21 s 21 as the interaction with the substrate is suppressed [3] . Graphene grown on metals and transferred to a substrate shows lower values. However, large area monolayer or bilayer graphene suffers from the absence of a band gap, which results in poor switching capability of GFETs. Despite intense work to improve the I on / off ratio, only values less than 100 were achieved. There are two ways used to open a band gap in graphene. The first is to cut it into narrow ribbons (graphene nanoribbons (GNRs)). If the width of the ribbon is small enough (few nanometres), carriers are confined in a one-dimensional quantum wire, resulting in a nonzero band gap. The band gap value is inversely proportional to the width of the GNR. Band gaps larger than 0.5 eV (needed for device operation at room temperature) require the width of the GNR to be less than 5 nm [4] . Unfortunately existing lithographic techniques cannot provide such accuracy. The second way is to apply a strong electric field perpendicular to the bilayer graphene plane, inducing a strong coupling between the two graphene atomic layers, which results in the detachment of the valence and the conduction band at the K point in the Brillouin zone. The largest band gap values were achieved with dual gated GFETs which are controlled using a top gate and a back gate. Values of I on /I off ratios of around 100 have been demonstrated [5] .
We report here a new GFET architecture. The GFET is U-shaped and fabricated using state-of-the-art gallium FIB technology. The obtained I on /I off exceeds 10 5 .
Device fabrication: All fabrication was carried out using a dual focused ion beam/scanning electron microscope system (Zeiss NVision40 FIB/ FEGSEM) equipped with a gas injection system (GIS). A bilayer graphene flake on a 300 nm layer of SiO 2 on Si (sample purchased from Graphene Industries Ltd) was imaged (Fig. 1a ) and areas were identified for the formation of a graphene U-shaped transistor. Electron beaminduced tungsten deposition was then used to deposit thin protective layers across the edges of the graphene flake in areas where contact formation would take place. This acted as a barrier layer to minimise the damage caused to the graphene by the gallium ions in the subsequent ion beam-induced metal deposition step. This process involved using the reduced raster scan to scan the electron beam over these edge areas. The valve to the GIS was then opened to allow tungsten precursor (W(CO) 6 ) to flow into the chamber and deposit on the surface, leading to the controlled deposition of a few nanometres of tungsten across the edges of the graphene flake. Square contact pads, 50 × 50 mm, and smaller rectangular strips to connect the pads to the graphene were deposited using gallium ion beam-induced tungsten deposition in the same system. The ion beam current was adjusted in the range 0.08 -13 nA for maximum deposition rate depending on the areas over which the deposition was occurring. Care was taken not to expose the unprotected parts of the graphene flake to the gallium ion beam during deposition so as to minimise damage to the graphene. After each deposition, the gas injection system valve was closed and the chamber vacuum was allowed to recover so that any remaining precursor could desorb from the surface before imaging the sample. The gallium ion beam was then used to mill the contact wires and graphene flake to form and isolate the device. A beam current of 150 pA was used when milling the tungsten and 80 pA when milling the graphene; the Ga+ beam voltage was 30 kV. The samples were annealed at 400 8C for 10 min prior to their characterisation. Results: Fig. 1a shows the unpatterned graphene flake where the dashed outline marks the pristine area where the device is fabricated. Fig. 1b is a low magnification image of the whole device with tungsten contact pads. Only the bottom two contact pads connect to the U-shaped transistor which is the subject of this Letter. The upper contact pad, which connects to a second device, can be ignored. The dashed outline marks the same area as in Fig. 1a. Figs. 1c and d show higher magnification images of the fabricated GFET. The width of the graphene wire was around 300 nm while the total length was 20 mm. The GFET was controlled by a Si/SiO 2 substrate back gate. (Fig. 2a) , and I d -V d characteristic at V g ¼ 24 V (Fig. 2b ) 3 V), larger by three orders of magnitude than the highest I on /I off obtained in dual gated GFETs. The U-shaped GFET shows similar bipolar behaviour as observed in usual GFETs, but it also shows an asymmetry in the two conduction regimes (holes and electrons conduction). Our results can be interpreted by the effect of geometrical corners in the graphene channel. Theoretical calculations predict that the formation of a band gap of an L-shaped channel is associated with quantum-mechanical quasi-bound states at the corners. These quasi-bound states are strongly dependent on the atomic configurations on both the inner and the outer corners [6] . One should not exclude the formation of a mobility gap [7] , however it is unlikely to be the dominant effect as our fabricated channel shows very low off-current ( 1 nA). The result presented here will open up possibilities for the development of efficient graphene logic circuits. For example, two GFETs with two different V off points can be fabricated side by side to form a complementary GFET (CGFET), with little overlap between the I d -V g characteristics of the two GFETs, resulting in an efficient inverter.
Conclusion:
We have fabricated a graphene field effect transistor having a U-shaped geometry using focused ion beam technology. The achieved I on /I off exceeds 10 
